m255
K3
13
cModel Technology
Z0 dD:\Mathblock\SF2 DSP Application Notes\DSP Reference Guide\Ref. Guide Design Examples\VHDL\Filters\Parallel FIR Filters\Systolic FIR Filter\Systolic_FIR_Filter\simulation
Emultadd
Z1 w1382900951
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dD:\Mathblock\SF2 DSP Application Notes\DSP Reference Guide\Ref. Guide Design Examples\VHDL\Filters\Parallel FIR Filters\Systolic FIR Filter\Systolic_FIR_Filter\simulation
Z5 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Systolic FIR Filter/Systolic_FIR_Filter/component/work/multadd/multadd.vhd
Z6 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Systolic FIR Filter/Systolic_FIR_Filter/component/work/multadd/multadd.vhd
l0
L17
VP0;iha^nb?A_K_4;]Jh6h2
Z7 OW;C;10.1c;51
31
Z8 !s108 1385619811.732000
Z9 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Systolic FIR Filter/Systolic_FIR_Filter/component/work/multadd/multadd.vhd|
Z10 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Systolic FIR Filter/Systolic_FIR_Filter/component/work/multadd/multadd.vhd|
Z11 o-93 -explicit -work presynth -O0
!s100 h]?FTffDm=zIdg2DoHO0>0
!i10b 1
Artl
R2
R3
DEx4 work 7 multadd 0 22 P0;iha^nb?A_K_4;]Jh6h2
l82
L42
Vjga8<[:P2[kmC?6_ENghB0
R7
31
R8
R9
R10
R11
!s100 fklc_M3liijdI8T0[S^[<2
!i10b 1
Emultadd_0
Z12 w1382900892
R2
R3
R4
Z13 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Systolic FIR Filter/Systolic_FIR_Filter/component/work/multadd_0/multadd_0.vhd
Z14 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Systolic FIR Filter/Systolic_FIR_Filter/component/work/multadd_0/multadd_0.vhd
l0
L17
VS9zNAZ_H2@UZ0BgcTHARN0
R7
31
Z15 !s108 1385619821.732000
Z16 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Systolic FIR Filter/Systolic_FIR_Filter/component/work/multadd_0/multadd_0.vhd|
Z17 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Systolic FIR Filter/Systolic_FIR_Filter/component/work/multadd_0/multadd_0.vhd|
R11
!s100 Z2>0j;1Hm4oS<3bmKn7cB1
!i10b 1
Artl
R2
R3
DEx4 work 9 multadd_0 0 22 S9zNAZ_H2@UZ0BgcTHARN0
l82
L42
VNV3N1=`U8I>`7YXzoYjj31
R7
31
R15
R16
R17
R11
!s100 i`_SE1=JMd7a@jD=hGR9a0
!i10b 1
Emultadd_0_multadd_0_0_hard_mult_addsub
R12
R2
R3
R4
Z18 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Systolic FIR Filter/Systolic_FIR_Filter/component/work/multadd_0/multadd_0_0/multadd_0_multadd_0_0_HARD_MULT_ADDSUB.vhd
Z19 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Systolic FIR Filter/Systolic_FIR_Filter/component/work/multadd_0/multadd_0_0/multadd_0_multadd_0_0_HARD_MULT_ADDSUB.vhd
l0
L8
VcUdliNG;:C5SADWiI0P@b1
R7
31
Z20 !s108 1385619817.660000
Z21 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Systolic FIR Filter/Systolic_FIR_Filter/component/work/multadd_0/multadd_0_0/multadd_0_multadd_0_0_HARD_MULT_ADDSUB.vhd|
Z22 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Systolic FIR Filter/Systolic_FIR_Filter/component/work/multadd_0/multadd_0_0/multadd_0_multadd_0_0_HARD_MULT_ADDSUB.vhd|
R11
!s100 D>6>z@dBD0_lELNM1n`HU1
!i10b 1
Adef_arch
R2
R3
DEx4 work 38 multadd_0_multadd_0_0_hard_mult_addsub 0 22 cUdliNG;:C5SADWiI0P@b1
l103
L29
VSmTd;3LbhbCo6gV_L1I^o3
R7
31
R20
R21
R22
R11
!s100 UV73XkCSQUGKRSA6BPa0X2
!i10b 1
Emultadd_multadd_0_hard_mult_addsub
Z23 w1382900950
R2
R3
R4
Z24 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Systolic FIR Filter/Systolic_FIR_Filter/component/work/multadd/multadd_0/multadd_multadd_0_HARD_MULT_ADDSUB.vhd
Z25 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Systolic FIR Filter/Systolic_FIR_Filter/component/work/multadd/multadd_0/multadd_multadd_0_HARD_MULT_ADDSUB.vhd
l0
L8
VDQ1OEc:=oCnAJeFaiH^cz2
R7
31
Z26 !s108 1385619804.650000
Z27 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Systolic FIR Filter/Systolic_FIR_Filter/component/work/multadd/multadd_0/multadd_multadd_0_HARD_MULT_ADDSUB.vhd|
Z28 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Systolic FIR Filter/Systolic_FIR_Filter/component/work/multadd/multadd_0/multadd_multadd_0_HARD_MULT_ADDSUB.vhd|
R11
!s100 Wfd1m[z69=AS8Of0<l7IJ1
!i10b 1
Adef_arch
R2
R3
DEx4 work 34 multadd_multadd_0_hard_mult_addsub 0 22 DQ1OEc:=oCnAJeFaiH^cz2
l103
L29
V:^D@QhZ[k:a1=Y3JFUb3E0
R7
31
R26
R27
R28
R11
!s100 Az7WC<:ZKKFIWTm^dhoUB0
!i10b 1
Esystolic_fir_filter
Z29 w1383556102
Z30 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z31 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z32 DPx4 ieee 16 std_logic_signed 0 22 E>OLoMaBGQ?hbGgOoNXM^1
R2
R3
R4
Z33 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Systolic FIR Filter/Systolic_FIR_Filter/hdl/Systolic_FIR_Filter.vhd
Z34 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Systolic FIR Filter/Systolic_FIR_Filter/hdl/Systolic_FIR_Filter.vhd
l0
L23
VengLNcz`jhRzK0R[=g:Hl3
R7
31
Z35 !s108 1385619826.193000
Z36 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Systolic FIR Filter/Systolic_FIR_Filter/hdl/Systolic_FIR_Filter.vhd|
Z37 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Systolic FIR Filter/Systolic_FIR_Filter/hdl/Systolic_FIR_Filter.vhd|
R11
!s100 ORcN:_Ue4zU0jiJG39G:n0
!i10b 1
Asystolicfir_filter_arch
R30
R31
R32
R2
R3
DEx4 work 19 systolic_fir_filter 0 22 engLNcz`jhRzK0R[=g:Hl3
l117
L38
VbD3O[fPfOa=4H3=bVb;l22
!s100 mXBY_;KcCFeVHDM=FkKN02
R7
31
R35
R36
R37
R11
!i10b 1
Esystolic_fir_testbench
Z38 w1385619784
R31
R32
R2
R3
R4
Z39 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Systolic FIR Filter/Systolic_FIR_Filter/stimulus/Systolic_FIR_Testbench.vhd
Z40 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Systolic FIR Filter/Systolic_FIR_Filter/stimulus/Systolic_FIR_Testbench.vhd
l0
L22
V_F_7ihT6kZ[;4;9bfhlRa0
!s100 YPkNd_VnU67Pi0Gd[m_>21
R7
31
!i10b 1
Z41 !s108 1385619829.048000
Z42 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Systolic FIR Filter/Systolic_FIR_Filter/stimulus/Systolic_FIR_Testbench.vhd|
Z43 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Systolic FIR Filter/Systolic_FIR_Filter/stimulus/Systolic_FIR_Testbench.vhd|
R11
Atestbench_arch
R31
R32
R2
R3
Z44 DEx4 work 22 systolic_fir_testbench 0 22 _F_7ihT6kZ[;4;9bfhlRa0
l53
L26
Vc^e_I3Rn754NRE@IKE;O20
!s100 P:fNFiN8n`^mka;58:Som1
R7
31
!i10b 1
R41
R42
R43
R11
